Page tree
Skip to end of metadata
Go to start of metadata

  • Page:
    Adding EM Ports Through Hierarchy

    New in Version 13, when building EM simulation documents and using hierarchy, ports can now be automatically added to EM subcircuits to greatly simplify creating EM layout with documents that have high port counts.

    Please watch this video to see how it works.

  • Page:
    Auto Search Markers

    Two new marker types, auto-search markers and offset markers, are now available. Auto-search markers automatically search for a user-specified feature such as trace maximum, and shift along the x-axis to stay aligned with the feature as the trace is updated due to tuning or optimization, or other. Offset markers maintain a specified x or y offset from another marker on the trace. In addition, rich-text notes can now be attached to markers.  Markers before V13 would stay at the same x-axis value as where they were placed while the simulation results changed.   

  • Page:
    Circuit Envelope in MWO

    Starting in V13, you can now run circuit envelope simulation directly from Microwave Office.  New sources and measurements enable circuit only simulation to get results. 

    The shipping example below is a great reference for using this feature.

    Where To Find This Example

  • Page:
    Circuit Simulation Marching Waveforms

    Starting V13, when using the Aplac circuit simulation engine, data will show up on graphs as the simulator is running.   In previous versions, you had to wait for a simulation to be complete to see the simulation data.  Now can can see if results look reasonable before a simulation is complete when you have lengthy simulations.  

  • Page:
    Drawing with Line Types

    A line type was historically a way for distributed elements layout to display based on the process being used.  They are usually 2 or more layers with offsets from each other.  Below is a 3D view of example of such a line.   

    This is common in MMIC design where multiple metal layers are combined to provide lower loss or higher current density capability.

  • Page:
    iFilter Advanced Improvements

    Version 13 of the NI AWR Design Environment iFilter now allows manual placement and distribution of transmission zeros. For a standard bandpass filter implementation, zeros can be weighted on the low side or the high side of the passband, allowing for extra emphasis on filter rejection for the selected side. In addition, transmission zeros can be added manually at any desired frequency. iFilter allows for automated extraction of zeros and automated implementation of producibility transforms, or these functions can be performed in full manual mode. As always, the completed filter may be implemented in Microwave Office with a single click for further refinement and optimization.

  • Page:
    Importing PCB Tool's Layout

    Starting in Version 13, the NI AWR Design Environment can directly import layout geometry from commercial PCB EDA software for analysis with the EM simulation tools

    You can import the geometry from the PCB Import item under the Wizards node of the project browser.  

    From the wizard dialog, you can walk through the setup for the import (you should click on the Help button on each tab for more details). 

  • Page:
    Improved Phase Array Models

    The new “Phased Array Assembly, Data-file based: PHARRAY_F ” block in VSS allows users to simulate phased arrays and model specific RF links and antenna patterns for individual elements in the array. In addition, the model can account for mutual coupling between elements, allowing for further insight into the array performance. PHARRAY_F makes it easy for the user to configure very large phased arrays, with standard or user defined geometries, gain tapers, etc. The unique NI AWRDE capabilities allow users to measure the phased array response and investigate effects of RF link nonlinearities, gain and phase errors, element failure, and also perform yield analysis based on the tolerances of individual element parameters.

  • Page:
    System Load Pull

    Starting in V13, you can do load pull analysis for system simulation types of output.  This can be used to look at system level characterizations, ACPR or EVM for example, while preforming load pull analysis on a specific device in the system chain such as a power amplifier.   The graph below shows an example of the impedance's presented to the device and contours of ACPR. You will need to have both Microwave Office and Visual System Simulator (VSS) licenses to be able to use this capability.  

  • No labels